Sudharsan P.

I am well experienced post graduate Digital Design Engineer. I have a good knowledge in Verilog/System Verilog HDL language. I worked as an Application Engineer and have sound skill FPGA Prototyping in ALTERA , XILINX & Microsemi FPGA's. My other interests include IP Core Development and Digital Designs.