Rudy B. Profile

0.0

(0 reviews)

You're now following

Error following user.

This user does not allow users to follow them.

You are already following this user.

Your membership plan only allows 0 follows. Upgrade here.

Successfully unfollowed

Error unfollowing user.

You have successfully recommended

Error recommending user.

Something went wrong. Please refresh the page and try again.

Email successfully verified.

redondo beach,

united states

It's currently 11:57 PM here

Joined September 19, 2012

0 Recommendations

Rudy B.

@rudy03

0.0

(0 reviews)

0.0

redondo beach,

united states

N/A

Jobs Completed

N/A

On Budget

N/A

On Time

N/A

Repeat Hire Rate

FPGA Designer

Over 7 years of experience in various types of algorithm developments, vhdl/verilog design, embedded processing. Design includes various high speed video applications, and heavily involved in signal processing and communication systems with dense DSP application such as FFT, channelizer, modulator/demodulator and various filter designs. Also involved in embedded processors using Microblaze/PowerPc, and developing APIs using C/C++.

See all C Programmers in United States

Contact Rudy B. about your job

Portfolio

272429

vhdl snippet

272429

vhdl snippet

Reviews

Changes saved

No reviews to see here!

Experience

Startup Company

Apr 2010 - Present

Working on Video Compression algorithm development. Developed full rate HD vdieo system, capturing over firewire interface. applying compression methods, and transfer the data over gigabit interface to another board. Developed all the necessary interfaces and the .NET API.

Northrop Grumman Aerospace System

Apr 2006 - May 2010 (4 years, 1 month)

Beamformer Algorithm design. Adaptive LMS filter design. Fixed-point Wideband Subchannelizers design, including presume window, DFT engines, filter banks, and barrel shifters. Advanced FPGA designing, packing and optimization of the specific targeted FPGA device. back-end processes from syntheses to place & route. Performed thorough floor-planning and advanced placement, using planAhead/FPGA-Editor for timing closure on highly utilized FPGAs. Developed bit-to-bit accurate models, in C/C++ Used Ma